VHDLexpert

Senior hardware design engineer with 6 years experience on , ASIC/FPGA design: specification, RTL coding (VHDL/Verilog), implementation, simulation and testing, integration, synthesis, analysis and debug and finally documentation..

+ many other good computing skills and technical knowledge.. C, Delphi, Excel&VBA, Perl, Linux scripting, banners..